• JEDEC JESD52

JEDEC JESD52

  • STANDARD FOR DESCRIPTION OF LOW VOLTAGE TTL-COMPATIBLE CMOS LOGIC DEVICES
  • standard by JEDEC Solid State Technology Association, 11/01/1995
  • Category: JEDEC

$56.00 $28.00

This standard describes dc interface specifications and test environment for these devices that operate with 2.7 V to 3.6 V power supplies. The goal is to provide a consistent set of dc specifications for reference by logic suppliers and users alike.
PDF

All of our standards document are available in PDF (Portable Document Format), an electronic, downloadable format.You will be able to download the file in your account downloads.

Multi-User Access

After purchasing, you have the ability to assign each license to a specific user.

Printable

At any time, you are permitted to make printed copies for your and your members' reference use.

JEDEC JEP 122F

JEDEC JEP 122F

FAILURE MECHANISMS AND MODELS FOR SEMICONDUCTOR DEVICES..

$71.00 $141.00

JEDEC JEP709

JEDEC JEP709

A Guideline for Defining "Low-Halogen" Solid State Devices (Removal of BFR/CFR/PVC)..

$27.00 $54.00

JEDEC JESD51-14

JEDEC JESD51-14

INTERFACE TEST METHOD FOR THE MEASUREMENT OF THE THERMAL RESISTANCE JUNCTION-TO-CASE OF SEMICONDUCTO..

$40.00 $80.00

JEDEC JESD51-32

JEDEC JESD51-32

THERMAL TEST BOARD STANDARDS TO ACCOMMODATE MULTI-CHIP PACKAGES..

$26.00 $51.00