• JEDEC JEP 122F

JEDEC JEP 122F

  • FAILURE MECHANISMS AND MODELS FOR SEMICONDUCTOR DEVICES
  • standard by JEDEC Solid State Technology Association, 11/01/2010
  • Category: JEDEC

$141.00 $71.00

This publication provides a list of failure mechanisms and their associated activation energies or acceleration factors that may be used in making system failure rate estimations when the only available data is based on tests performed at accelerated stress test conditions. The method to be used is the Sum of the Failure Rates method.
PDF

All of our standards document are available in PDF (Portable Document Format), an electronic, downloadable format.You will be able to download the file in your account downloads.

Multi-User Access

After purchasing, you have the ability to assign each license to a specific user.

Printable

At any time, you are permitted to make printed copies for your and your members' reference use.

JEDEC JEP709

JEDEC JEP709

A Guideline for Defining "Low-Halogen" Solid State Devices (Removal of BFR/CFR/PVC)..

$27.00 $54.00

JEDEC JESD51-14

JEDEC JESD51-14

INTERFACE TEST METHOD FOR THE MEASUREMENT OF THE THERMAL RESISTANCE JUNCTION-TO-CASE OF SEMICONDUCTO..

$40.00 $80.00

JEDEC JESD51-32

JEDEC JESD51-32

THERMAL TEST BOARD STANDARDS TO ACCOMMODATE MULTI-CHIP PACKAGES..

$26.00 $51.00

JEDEC JESD 209-2D

JEDEC JESD 209-2D

LOW POWER DOUBLE DATA RATE 2 (LPDDR2)..

$153.00 $305.00