• JEDEC JESD22-B109B

JEDEC JESD22-B109B

  • FLIP CHIP TENSILE PULL
  • standard by JEDEC Solid State Technology Association, 07/01/2014
  • Category: JEDEC

$56.00 $28.00

The Flip Chip Tensile Pull Test Method is performed to determine the fracture mode and strength of the solder bump interconnection between the flip chip die and the substrate. It should be used to assess the consistency of the chip join process. This test method is a destructive test.
PDF

All of our standards document are available in PDF (Portable Document Format), an electronic, downloadable format.You will be able to download the file in your account downloads.

Multi-User Access

After purchasing, you have the ability to assign each license to a specific user.

Printable

At any time, you are permitted to make printed copies for your and your members' reference use.

JEDEC JESD82-32

JEDEC JESD82-32

DDR4 DATA BUFFER DEFINITION (DDR4DB01)..

$96.00 $191.00

JEDEC JESD 471 (R2009)

JEDEC JESD 471 (R2009)

SYMBOL AND LABEL FOR ELECTROSTATIC SENSITIVE DEVICES..

$24.00 $48.00

JEDEC JESD284-A (R2002)

JEDEC JESD284-A (R2002)

TEST METHODS FOR THE COLLECTOR-BASE TIME CONSTANT AND FOR THE RESISTIVE PART OF THE COMMON-EMITTER I..

$24.00 $48.00

JEDEC JESD302 (R2009)

JEDEC JESD302 (R2009)

RANGES AND CONDITIONS FOR SPECIFYING BETA FOR LOW POWER, AUDIO FREQUENCY TRANSISTORS FOR ENTERTAINME..

$24.00 $47.00