• JEDEC JESD22-B109B

JEDEC JESD22-B109B

  • FLIP CHIP TENSILE PULL
  • standard by JEDEC Solid State Technology Association, 07/01/2014
  • Category: JEDEC

$56.00 $28.00

The Flip Chip Tensile Pull Test Method is performed to determine the fracture mode and strength of the solder bump interconnection between the flip chip die and the substrate. It should be used to assess the consistency of the chip join process. This test method is a destructive test.
PDF

All of our standards document are available in PDF (Portable Document Format), an electronic, downloadable format.You will be able to download the file in your account downloads.

Multi-User Access

After purchasing, you have the ability to assign each license to a specific user.

Printable

At any time, you are permitted to make printed copies for your and your members' reference use.

JEDEC JEP001-2A

JEDEC JEP001-2A

FOUNDRY PROCESS QUALIFICATION GUIDELINES - FRONT END TRANSISTOR LEVEL (Wafer Fabrication Manufacturi..

$39.00 $78.00

JEDEC JEP001-3A

JEDEC JEP001-3A

FOUNDRY PROCESS QUALIFICATION GUIDELINES - PRODUCT LEVEL (Wafer Fabrication Manufacturing Sites)..

$36.00 $72.00

JEDEC JEP001-1A

JEDEC JEP001-1A

FOUNDRY PROCESS QUALIFICATION GUIDELINES - BACKEND OF LINE (Wafer Fabrication Manufacturing Sites)..

$34.00 $67.00

JEDEC JESD251-1

JEDEC JESD251-1

Addendum No. 1 to JESD251, Optional x4 Quad I/O With Data Strobe..

$31.00 $62.00