• JEDEC JESD22-B109B

JEDEC JESD22-B109B

  • FLIP CHIP TENSILE PULL
  • standard by JEDEC Solid State Technology Association, 07/01/2014
  • Category: JEDEC

$56.00 $28.00

The Flip Chip Tensile Pull Test Method is performed to determine the fracture mode and strength of the solder bump interconnection between the flip chip die and the substrate. It should be used to assess the consistency of the chip join process. This test method is a destructive test.
PDF

All of our standards document are available in PDF (Portable Document Format), an electronic, downloadable format.You will be able to download the file in your account downloads.

Multi-User Access

After purchasing, you have the ability to assign each license to a specific user.

Printable

At any time, you are permitted to make printed copies for your and your members' reference use.

JEDEC JESD22-A115C

JEDEC JESD22-A115C

ELECTROSTATIC DISCHARGE (ESD) SENSITIVITY TESTING MACHINE MODEL (MM)..

$27.00 $54.00

JEDEC JEP 122F

JEDEC JEP 122F

FAILURE MECHANISMS AND MODELS FOR SEMICONDUCTOR DEVICES..

$71.00 $141.00

JEDEC JEP709

JEDEC JEP709

A Guideline for Defining "Low-Halogen" Solid State Devices (Removal of BFR/CFR/PVC)..

$27.00 $54.00

JEDEC JESD51-14

JEDEC JESD51-14

INTERFACE TEST METHOD FOR THE MEASUREMENT OF THE THERMAL RESISTANCE JUNCTION-TO-CASE OF SEMICONDUCTO..

$40.00 $80.00