• JEDEC JEP171

JEDEC JEP171

  • GDDR5 Measurement Procedures
  • standard by JEDEC Solid State Technology Association, 2014
  • Category: JEDEC

$76.00 $38.00

This publication is to inform all industry participants of a unified procedure to enable consistent measurement across the industry. This document contains the measurement procedures for testing GDDR5.
This document provides the test methodology details on:
  • CK and WCK Timings: tCK, tWCK, tCH/tCL, tWCKH/tWCKL, CK TJ/RJrms, CK and WCK Jitter
  • CK and WCK Input Operating Conditions: VIXCK, VIXWCK, VIDCK(ac), VIDWCK(ac), VIDCK(dc),VIDWCK(dc), CKslew, and WCKslew
  • Data Input Timings: tDIVW, tDIPW
Note: The procedures described in this document are intended to provide information about the tests that will be used in JEDEC GDDR5 recommended measurement parameter. This testing is not a replacement for an exhaustive test validation plan.
PDF

All of our standards document are available in PDF (Portable Document Format), an electronic, downloadable format.You will be able to download the file in your account downloads.

Multi-User Access

After purchasing, you have the ability to assign each license to a specific user.

Printable

At any time, you are permitted to make printed copies for your and your members' reference use.

JEDEC JESD209-4B

JEDEC JESD209-4B

Low Power Double Data Rate 4 (LPDDR4)..

$153.00 $305.00

JEDEC JESD79-4-1

JEDEC JESD79-4-1

Addendum No. 1 to JESD79-4, 3D Stacked DRAM Standard..

$53.00 $106.00

JEDEC JESD210A

JEDEC JESD210A

AVALANCHE BREAKDOWN DIODE (ABD) TRANSIENT VOLTAGE SUPPRESSORS..

$40.00 $80.00

JEDEC JESD659C

JEDEC JESD659C

FAILURE-MECHANISM-DRIVEN RELIABILITY MONITORING..

$28.00 $56.00