• JEDEC JESD214.01

JEDEC JESD214.01

  • CONSTANT-TEMPERATURE AGING METHOD TO CHARACTERIZE COPPER INTERCONNECT METALLIZATIONS FOR STRESS-INDUCED VOIDING
  • standard by JEDEC Solid State Technology Association, 08/01/2017
  • Category: JEDEC

$72.00 $36.00

This document describes a constant temperature (isothermal) aging method for testing copper (Cu) metallization test structures on microelectronics wafers for susceptibility to stress-induced voiding (SIV). This method is to be conducted primarily at the wafer level of production during technology development, and the results are to be used for lifetime prediction and failure analysis. Under some conditions, the method may be applied to package-level testing. This method is not intended to check production lots for shipment, because of the long test time.
PDF

All of our standards document are available in PDF (Portable Document Format), an electronic, downloadable format.You will be able to download the file in your account downloads.

Multi-User Access

After purchasing, you have the ability to assign each license to a specific user.

Printable

At any time, you are permitted to make printed copies for your and your members' reference use.

JEDEC JESD 22-B108A

JEDEC JESD 22-B108A

COPLANARITY TEST FOR SURFACE-MOUNT SEMICONDUCTOR DEVICES..

$27.00 $53.00

JEDEC JEP145

JEDEC JEP145

GUIDELINE FOR ASSESSING THE CURRENT-CARRYING CAPABILITY OF THE LEADS IN A POWER PACKAGE SYSTEM..

$27.00 $53.00

JEDEC JEP104C.01

JEDEC JEP104C.01

REFERENCE GUIDE TO LETTER SYMBOLS FOR SEMICONDUCTOR DEVICES..

$58.00 $116.00

JEDEC JESD82-4B

JEDEC JESD82-4B

STANDARD FOR DEFINITION OF THE SSTV16859 2.5 V, 13-BIT TO 26-BIT SSTL_2 REGISTERED BUFFER FOR STACKE..

$30.00 $59.00