• JEDEC JESD47J

JEDEC JESD47J

  • STRESS-TEST-DRIVEN QUALIFICATION OF INTEGRATED CIRCUITS
  • standard by JEDEC Solid State Technology Association, 08/01/2017
  • Category: JEDEC

$74.00 $37.00

This standard describes a baseline set of acceptance tests for use in qualifying electronic components as new products, a product family, or as products in a process which is being changed.
PDF

All of our standards document are available in PDF (Portable Document Format), an electronic, downloadable format.You will be able to download the file in your account downloads.

Multi-User Access

After purchasing, you have the ability to assign each license to a specific user.

Printable

At any time, you are permitted to make printed copies for your and your members' reference use.

JEDEC JEB 5-A (R1984)

JEDEC JEB 5-A (R1984)

METHODS OF MEASUREMENT FOR SEMICONDUCTOR LOGIC GATING MICROCIRCUITS..

$40.00 $80.00

JEDEC JESD 371 (R2009)

JEDEC JESD 371 (R2009)

THE MEASUREMENT OF SMALL-SIGNAL VHF-UHF TRANSISTOR SHORT-CIRCUIT FORWARD CURRENT TRANSFER RATIO..

$27.00 $53.00

JEDEC JESD 372 (R2009)

JEDEC JESD 372 (R2009)

THE MEASUREMENT OF SMALL-SIGNAL VHF-UHF TRANSISTOR ADMITTANCE PARAMETERS..

$27.00 $54.00

JEDEC EIA 397

JEDEC EIA 397

RECOMMENDED STANDARD FOR THYRISTORS..

$114.00 $228.00