• JEDEC JEP158

JEDEC JEP158

  • 3D Chip Stack with Through-Silicon Vias (TSVS): Identifying, Evaluating and Understanding Reliability Interactions
  • standard by JEDEC Solid State Technology Association, 11/01/2009
  • Category: JEDEC

$62.00 $31.00

To increase device bandwidth, reduce power and shrink form factor, microelectronics manufacturers are implementing three dimensional (3D) chip stacking using through silicon vias (TSVs). Chip stacking with TSVs combines silicon and packaging technologies. As a result, these new structures have unique reliability requirements. This document is a guideline that describes how to evaluate the reliability of 3D TSV silicon assemblies.
PDF

All of our standards document are available in PDF (Portable Document Format), an electronic, downloadable format.You will be able to download the file in your account downloads.

Multi-User Access

After purchasing, you have the ability to assign each license to a specific user.

Printable

At any time, you are permitted to make printed copies for your and your members' reference use.

JEDEC JESD203

JEDEC JESD203

STANDARD TEST LOADS FOR DUAL-SUPPLY LEVEL TRANSLATION DEVICES..

$26.00 $51.00

JEDEC EIA 557B

JEDEC EIA 557B

STATISTICAL PROCESS CONTROL SYSTEMS..

$37.00 $74.00

JEDEC JEP130A

JEDEC JEP130A

GUIDELINES FOR PACKING AND LABELING OF INTEGRATED CIRCUITS IN UNIT CONTAINER PACKING..

$27.00 $54.00

JEDEC JESD96A

JEDEC JESD96A

RADIO FRONT END - BASEBAND (RF-BB) INTERFACE..

$53.00 $106.00