• JEDEC JEP119A

JEDEC JEP119A

  • A PROCEDURE FOR EXECUTING SWEAT
  • standard by JEDEC Solid State Technology Association, 08/01/2003
  • Category: JEDEC

$74.00 $37.00

This document describes an algorithm for performing the Standard Wafer Level Electromigration Accelerated Test (SWEAT) method with computer controlled instrumentation. The algorithm requires a separate iterative technique (not provided) to calculate the force current for a given target time to failure. This document does not specify what test structure to use with this procedure. However, users of this algorithm report its effectiveness on both straight-lines and via-terminated test structures. Some test-structures design features are provided in JESD87 and in ASTM 1259M - 96.
PDF

All of our standards document are available in PDF (Portable Document Format), an electronic, downloadable format.You will be able to download the file in your account downloads.

Multi-User Access

After purchasing, you have the ability to assign each license to a specific user.

Printable

At any time, you are permitted to make printed copies for your and your members' reference use.

JEDEC JESD313-B (R2001)

JEDEC JESD313-B (R2001)

THERMAL RESISTANCE MEASUREMENTS OF CONDUCTION COOLED POWER TRANSISTORS..

$28.00 $56.00

JEDEC JESD10 (R2002)

JEDEC JESD10 (R2002)

LOW FREQUENCY POWER TRANSISTORS..

$96.00 $191.00

JEDEC JESD 435 (R2009)

JEDEC JESD 435 (R2009)

STANDARD FOR THE MEASUREMENT OF SMALL-SIGNAL TRANSISTOR SCATTERING PARAMETERS..

$31.00 $62.00

JEDEC JESD13-B

JEDEC JESD13-B

STANDARD SPECIFICATION FOR DESCRIPTION OF B SERIES CMOS DEVICES..

$40.00 $80.00