• JEDEC JESD91-A (R2011)

JEDEC JESD91-A (R2011)

  • METHOD FOR DEVELOPING ACCELERATION MODELS FOR ELECTRONIC COMPONENT FAILURE MECHANISMS
  • standard by JEDEC Solid State Technology Association, 08/01/2003
  • Category: JEDEC

$60.00 $30.00

The method described in this document applies to all reliability mechanisms associated with electronic components.The purpose of this standard is to provide a reference for developing acceleration models for defect-related and wear-out mechanisms in electronic components.
PDF

All of our standards document are available in PDF (Portable Document Format), an electronic, downloadable format.You will be able to download the file in your account downloads.

Multi-User Access

After purchasing, you have the ability to assign each license to a specific user.

Printable

At any time, you are permitted to make printed copies for your and your members' reference use.

JEDEC JESD207

JEDEC JESD207

RADIO FRONT END - BASEBAND DIGITAL PARALLEL (RBDP) INTERFACE..

$38.00 $76.00

JEDEC JESD205

JEDEC JESD205

FBDIMM STANDARD: DDR2 SDRAM FULLY BUFFERED DIMM (FBDIMM) DESIGN SPECIFICATION..

$96.00 $191.00

JEDEC JESD 82-12A

JEDEC JESD 82-12A

DEFINITION OF THE SSTU32S869 & SSTU32D869 REGISTERED BUFFER WITH PARITY FOR DDR2 RDIMM APPLICATIONS..

$37.00 $74.00

JEDEC JESD8-3A

JEDEC JESD8-3A

ADDENDUM No. 3A to JESD8 - GUNNING TRANSCEIVER LOGIC (GTL) LOW-LEVEL, HIGH-SPEED INTERFACE STANDARD ..

$26.00 $51.00