• JEDEC JESD91-A (R2011)

JEDEC JESD91-A (R2011)

  • METHOD FOR DEVELOPING ACCELERATION MODELS FOR ELECTRONIC COMPONENT FAILURE MECHANISMS
  • standard by JEDEC Solid State Technology Association, 08/01/2003
  • Category: JEDEC

$60.00 $30.00

The method described in this document applies to all reliability mechanisms associated with electronic components.The purpose of this standard is to provide a reference for developing acceleration models for defect-related and wear-out mechanisms in electronic components.
PDF

All of our standards document are available in PDF (Portable Document Format), an electronic, downloadable format.You will be able to download the file in your account downloads.

Multi-User Access

After purchasing, you have the ability to assign each license to a specific user.

Printable

At any time, you are permitted to make printed copies for your and your members' reference use.

JEDEC JESD2

JEDEC JESD2

DIGITAL BIPOLAR LOGIC PINOUTS FOR CHIP CARRIERS..

$27.00 $53.00

JEDEC JESD4 (R2002)

JEDEC JESD4 (R2002)

DEFINITION OF EXTERNAL CLEARANCE AND CREEPAGE DISTANCES OF DISCRETE SEMICONDUCTOR PACKAGES FOR THYRI..

$24.00 $48.00

JEDEC JESD 482-A (R2002)

JEDEC JESD 482-A (R2002)

LIST OF PREFERRED VALUES FOR USE ON VARIOUS TYPES OF SMALL SIGNAL AND REGULATOR DIODES..

$24.00 $48.00

JEDEC JESD11

JEDEC JESD11

CHIP CARRIER PINOUTS STANDARDIZED FOR CMOS 4000, HC AND HCT SERIES OF LOGIC CIRCUITS..

$27.00 $53.00