• JEDEC JESD47I.01

JEDEC JESD47I.01

  • STRESS-TEST-DRIVEN QUALIFICATION OF INTEGRATED CIRCUITS
  • standard by JEDEC Solid State Technology Association, 10/01/2016
  • Category: JEDEC

$72.00 $36.00

This standard describes a baseline set of acceptance tests for use in qualifying electronic components as new products, a product family, or as products in a process which is being changed. This is a minor editorial revision to JESD47I, published December 2015.
PDF

All of our standards document are available in PDF (Portable Document Format), an electronic, downloadable format.You will be able to download the file in your account downloads.

Multi-User Access

After purchasing, you have the ability to assign each license to a specific user.

Printable

At any time, you are permitted to make printed copies for your and your members' reference use.

JEDEC JESD 321-C (R2009)

JEDEC JESD 321-C (R2009)

NUMBERING OF LIKE-NAMED TERMINAL FUNCTIONS IN SEMICONDUCTOR DEVICES AND DESIGNATION OF UNITS IN MULT..

$27.00 $53.00

JEDEC JESD 12-4

JEDEC JESD 12-4

ADDENDUM No. 4 to JESD12 - METHOD OF SPECIFICATION OF PERFORMANCE PARAMETERS FOR CMOS SEMICUSTOM INT..

$30.00 $60.00

JEDEC JESD 9-A

JEDEC JESD 9-A

METAL PACKAGE SPECIFICATION FOR MICROELECTRONIC PACKAGES AND COVERS..

$46.00 $91.00

JEDEC JEP110

JEDEC JEP110

GUIDELINES FOR THE MEASUREMENT OF THERMAL RESISTANCE OF GaAs FETS..

$27.00 $54.00