JEDEC JESD217.01
- TEST METHODS TO CHARACTERIZE VOIDING IN PRE-SMT BALL GRID ARRAY PACKAGES
- standard by JEDEC Solid State Technology Association, 10/01/2016
- Category: JEDEC
$87.00
$44.00
As ball grid array component pitch continues to decrease, the need to characterize solder voidinghas become more significant. Solder void manifestation (type and/or sizes) has been used todetermine process capability as a means of quality assurance during process transfer, and asindicators of process stability from in-line manufacturing monitors. This document describeshow to characterize voids in solder spheres in ball grid array packages prior to surface-mount(SMT) reflow soldering.
PDF
All of our standards document are available in PDF (Portable Document Format), an electronic, downloadable format.You will be able to download the file in your account downloads.
Multi-User Access
After purchasing, you have the ability to assign each license to a specific user.
Printable
At any time, you are permitted to make printed copies for your and your members' reference use.
