• JEDEC JESD22-A105C (R2011)

JEDEC JESD22-A105C (R2011)

  • POWER AND TEMPERATURE CYCLING
  • standard by JEDEC Solid State Technology Association, 01/01/2004
  • Category: JEDEC

$51.00 $26.00

The power and temperature cycling test is performed to determine the ability of a device to withstand alternate exposures at high and low temperature extremes and simultaneously the operating biases are periodically applied and removed. It is intended to simulate worst case conditions encountered in application environments. The power and temperature cycling test is considered destructive and is only intended for device qualification. This test method applies to semiconductor devices that are subjected to temperature excursions and required to power on and off during all temperatures.
PDF

All of our standards document are available in PDF (Portable Document Format), an electronic, downloadable format.You will be able to download the file in your account downloads.

Multi-User Access

After purchasing, you have the ability to assign each license to a specific user.

Printable

At any time, you are permitted to make printed copies for your and your members' reference use.

JEDEC JESD 24-6 (R2002)

JEDEC JESD 24-6 (R2002)

ADDENDUM No. 6 to JESD24 - THERMAL IMPEDANCE MEASUREMENTS FOR INSULATED GATE BIPOLAR TRANSISTORS..

$24.00 $47.00

JEDEC JESD75-1

JEDEC JESD75-1

BALL GRID ARRAY PINOUTS STANDARDIZED FOR 16, 18, AND 20-BIT LOGIC FUNCTIONS USING A 54 BALL PACKAGE..

$24.00 $48.00

JEDEC JESD8-13

JEDEC JESD8-13

SCALABLE LOW-VOLTAGE SIGNALING FOR 400 MV (SLVS-400)..

$27.00 $53.00

JEDEC JESD73-4

JEDEC JESD73-4

STANDARD FOR DESCRIPTION OF 3877 - 2.5 V, DUAL 5-BIT, 2-PORT, DDR FET SWITCH..

$26.00 $51.00