• JEDEC JEP149

JEDEC JEP149

  • APPLICATION THERMAL DERATING METHODOLOGIES
  • standard by JEDEC Solid State Technology Association, 11/01/2004
  • Category: JEDEC

$59.00 $30.00

This publication applies to the application of integrated circuits and their associated packages in end use designs. It summarizes the methodology of thermal derating and the suitability of such methodologies.
PDF

All of our standards document are available in PDF (Portable Document Format), an electronic, downloadable format.You will be able to download the file in your account downloads.

Multi-User Access

After purchasing, you have the ability to assign each license to a specific user.

Printable

At any time, you are permitted to make printed copies for your and your members' reference use.

JEDEC JESD82-21

JEDEC JESD82-21

STANDARD FOR DEFINITION OF CUA845 PLL CLOCK DRIVER FOR REGISTERED DDR2 DIMM APPLICATIONS..

$30.00 $60.00

JEDEC JESD51-2A

JEDEC JESD51-2A

INTEGRATED CIRCUITS THERMAL TEST METHOD ENVIRONMENTAL CONDITIONS - NATURAL CONVECTION (STILL AIR)..

$31.00 $62.00

JEDEC JESD74A

JEDEC JESD74A

EARLY LIFE FAILURE RATE CALCULATION PROCEDURE FOR SEMICONDUCTOR COMPONENTS..

$39.00 $78.00

JEDEC JESD659B

JEDEC JESD659B

FAILURE-MECHANISM-DRIVEN RELIABILITY MONITORING..

$28.00 $56.00