• JEDEC JEP122H

JEDEC JEP122H

  • Failure Mechanisms and Models for Semiconductor Devices
  • standard by JEDEC Solid State Technology Association, 09/01/2016
  • Category: JEDEC

$163.00 $82.00

This publication provides a list of failure mechanisms and their associated activation energies or acceleration factors that may be used in making system failure rate estimations when the only available data is based on tests performed at accelerated stress test conditions. The method to be used is the Sum-of-the-Failure-Rates method. This publication also provides guidance in the selection of reliability modeling parameters, namely functional form, apparent thermal activation energy values and sensitivity to stresses such as power supply voltage, substrate current, current density, gate voltage, relative humidity, temperature cycling range, mobile ion concentration, etc.
PDF

All of our standards document are available in PDF (Portable Document Format), an electronic, downloadable format.You will be able to download the file in your account downloads.

Multi-User Access

After purchasing, you have the ability to assign each license to a specific user.

Printable

At any time, you are permitted to make printed copies for your and your members' reference use.

JEDEC JESD30G

JEDEC JESD30G

Descriptive Designation System for Semiconductor-device Packages..

$40.00 $80.00

JEDEC JESD212C

JEDEC JESD212C

Graphics Double Data Rate (GDDR5) SGRAM Standard..

$104.00 $208.00

JEDEC JESD218B

JEDEC JESD218B

SOLID STATE DRIVE (SSD) REQUIREMENTS AND ENDURANCE TEST METHOD..

$38.00 $76.00

JEDEC JESD223C

JEDEC JESD223C

Universal Flash Storage Host Controller Interface (UFSHCI)..

$71.00 $141.00