• JEDEC JEP122G

JEDEC JEP122G

  • FAILURE MECHANISMS AND MODELS FOR SEMICONDUCTOR DEVICES
  • standard by JEDEC Solid State Technology Association, 10/01/2011
  • Category: JEDEC

$163.00 $82.00

This publication provides a list of failure mechanisms and their associated activation energies or acceleration factors that may be used in making system failure rate estimations when the only available data is based on tests performed at accelerated stress test conditions. The method to be used is the Sum-of-the-Failure-Rates method.
PDF

All of our standards document are available in PDF (Portable Document Format), an electronic, downloadable format.You will be able to download the file in your account downloads.

Multi-User Access

After purchasing, you have the ability to assign each license to a specific user.

Printable

At any time, you are permitted to make printed copies for your and your members' reference use.

JEDEC JESD 24-5 (R2002)

JEDEC JESD 24-5 (R2002)

ADDENDUM No. 5 to JESD24 - SINGLE PULSE UNCLAMPED INDUCTIVE SWITCHING (UIS) AVALANCHE TEST METHOD..

$24.00 $48.00

JEDEC JESD20

JEDEC JESD20

STANDARD FOR DESCRIPTION OF 54/74ACXXXXX AND 54/74ACTXXXXX ADVANCED HIGH-SPEED CMOS DEVICES..

$96.00 $191.00

JEDEC JESD 24-4 (R2002)

JEDEC JESD 24-4 (R2002)

ADDENDUM No. 4 to JESD24 - THERMAL IMPEDANCE MEASUREMENTS FOR BIPOLAR TRANSISTORS (DELTA BASE-EMITTE..

$28.00 $56.00

JEDEC JESD 24-3

JEDEC JESD 24-3

ADDENDUM No. 3 to JESD24 - THERMAL IMPEDANCE MEASUREMENTS FOR VERTICAL POWER MOSFETS (DELTA SOURCE-D..

$30.00 $59.00