• JEDEC JEP116

JEDEC JEP116

  • CMOS SEMICUSTOM DESIGN GUIDELINES
  • standard by JEDEC Solid State Technology Association, 11/01/1991
  • Category: JEDEC

$141.00 $71.00

The design of ASIC circuits is becoming a significant part of system or product design, yet many problems continue to exist in current design practice. The guidelines in this document provide an explanation of common ASIC design problems and concerns and where possible offer solutions.
PDF

All of our standards document are available in PDF (Portable Document Format), an electronic, downloadable format.You will be able to download the file in your account downloads.

Multi-User Access

After purchasing, you have the ability to assign each license to a specific user.

Printable

At any time, you are permitted to make printed copies for your and your members' reference use.

JEDEC JESD 24-8 (R2002)

JEDEC JESD 24-8 (R2002)

ADDENDUM No. 8 to JESD24 - METHOD FOR REPETITIVE INDUCTIVE LOAD AVALANCHE SWITCHING..

$26.00 $51.00

JEDEC JESD 37

JEDEC JESD 37

STANDARD LOGNORMAL ANALYSIS OF UNCENSORED DATA, AND OF SINGLY RIGHT -CENSORED DATA UTILIZING THE PER..

$38.00 $76.00

JEDEC JESD 320-A (R2002)

JEDEC JESD 320-A (R2002)

CONDITIONS FOR MEASUREMENT OF DIODE STATIC PARAMETERS..

$24.00 $47.00

JEDEC JESD18-A

JEDEC JESD18-A

STANDARD FOR DESCRIPTION OF FAST CMOS TTL COMPATIBLE LOGIC..

$40.00 $80.00