• JEDEC JESD217

JEDEC JESD217

  • TEST METHODS TO CHARACTERIZE VOIDING IN PRE-SMT BALL GRID ARRAY PACKAGES
  • standard by JEDEC Solid State Technology Association, 09/01/2010
  • Category: JEDEC

$80.00 $40.00

This publication provides an overview of solder void types, outlines current metrologies and test methods used for pre-SMPT solder void characterization and potential limitations, and prescribes sampling strategy for data collection, and tolerance guidelines for corrective measures.
PDF

All of our standards document are available in PDF (Portable Document Format), an electronic, downloadable format.You will be able to download the file in your account downloads.

Multi-User Access

After purchasing, you have the ability to assign each license to a specific user.

Printable

At any time, you are permitted to make printed copies for your and your members' reference use.

JEDEC JESD22-A117C

JEDEC JESD22-A117C

ELECTRICALLY ERASABLE PROGRAMMABLE ROM (EEPROM) PROGRAM/ERASE ENDURANCE AND DATA RETENTION TEST..

$31.00 $62.00

JEDEC JEP122G

JEDEC JEP122G

FAILURE MECHANISMS AND MODELS FOR SEMICONDUCTOR DEVICES..

$82.00 $163.00

JEDEC JEP160

JEDEC JEP160

Long-Term Storage for Electronic Solid-State Wafers, Dice, and Devices..

$34.00 $67.00

JEDEC JESD78D

JEDEC JESD78D

IC LATCH-UP TEST..

$37.00 $74.00