• JEDEC JEB 15

JEDEC JEB 15

  • TERMINOLOGY AND METHODS OF MEASUREMENT FOR BISTABLE SEMICONDUCTOR MICROCIRCUITS
  • standard by JEDEC Solid State Technology Association, 11/01/1969
  • Category: JEDEC

$141.00 $71.00

This bulletin explains the terminology and methods of measurement for bistable semiconductor microcircuits. It is also intended to be used with the EIA Registration Data Format for semiconductor integrated bistable logic circuits.
PDF

All of our standards document are available in PDF (Portable Document Format), an electronic, downloadable format.You will be able to download the file in your account downloads.

Multi-User Access

After purchasing, you have the ability to assign each license to a specific user.

Printable

At any time, you are permitted to make printed copies for your and your members' reference use.

JEDEC JESD218A

JEDEC JESD218A

SOLID STATE DRIVE (SSD) REQUIREMENTS AND ENDURANCE TEST METHOD..

$38.00 $76.00

JEDEC JESD47H

JEDEC JESD47H

STRESS-TEST-DRIVEN QUALIFICATION OF INTEGRATED CIRCUITS..

$34.00 $67.00

JEDEC J-STD-609A.01

JEDEC J-STD-609A.01

AND LABELING OF COMPONENTS, PCBs AND PCBAs TO IDENTIFY LEAD (Pb), Pb-FREE AND OTHER ATTRIBUTES..

$30.00 $59.00

JEDEC JESD22-B118

JEDEC JESD22-B118

SEMICONDUCTOR WAFER AND DIE BACKSIDE EXTERNAL VISUAL INSPECTION..

$30.00 $59.00