• JEDEC JEB 15

JEDEC JEB 15

  • TERMINOLOGY AND METHODS OF MEASUREMENT FOR BISTABLE SEMICONDUCTOR MICROCIRCUITS
  • standard by JEDEC Solid State Technology Association, 11/01/1969
  • Category: JEDEC

$141.00 $71.00

This bulletin explains the terminology and methods of measurement for bistable semiconductor microcircuits. It is also intended to be used with the EIA Registration Data Format for semiconductor integrated bistable logic circuits.
PDF

All of our standards document are available in PDF (Portable Document Format), an electronic, downloadable format.You will be able to download the file in your account downloads.

Multi-User Access

After purchasing, you have the ability to assign each license to a specific user.

Printable

At any time, you are permitted to make printed copies for your and your members' reference use.

JEDEC JESD217

JEDEC JESD217

TEST METHODS TO CHARACTERIZE VOIDING IN PRE-SMT BALL GRID ARRAY PACKAGES..

$40.00 $80.00

JEDEC JESD22-A110D

JEDEC JESD22-A110D

HIGHLY ACCELERATED TEMPERATURE AND HUMIDITY STRESS TEST (HAST)..

$27.00 $54.00

JEDEC JESD22-A102D

JEDEC JESD22-A102D

ACCELERATED MOISTURE RESISTANCE - UNBIASED AUTOCLAVE..

$24.00 $48.00

JEDEC JESD22-A108D

JEDEC JESD22-A108D

TEMPERATURE, BIAS, AND OPERATING LIFE..

$27.00 $54.00