• JEDEC JESD55

JEDEC JESD55

  • STANDARD FOR DESCRIPTION OF LOW-VOLTAGE TTL-COMPATIBLE BiCMOS LOGIC DEVICES
  • standard by JEDEC Solid State Technology Association, 05/01/1996
  • Category: JEDEC

$62.00 $31.00

The purpose is to provide a standard of BiCMOS Logic series specifications for uniformity, multiplicity of sources, elimination of confusion, and ease of device specification and design by users.
PDF

All of our standards document are available in PDF (Portable Document Format), an electronic, downloadable format.You will be able to download the file in your account downloads.

Multi-User Access

After purchasing, you have the ability to assign each license to a specific user.

Printable

At any time, you are permitted to make printed copies for your and your members' reference use.

JEDEC JESD47K

JEDEC JESD47K

STRESS-TEST-DRIVEN QUALIFICATION OF INTEGRATED CIRCUITS..

$38.00 $76.00

JEDEC JESD22-B113B

JEDEC JESD22-B113B

BOARD LEVEL CYCLIC BEND TEST METHOD FOR INTERCONNECT RELIABILITY CHARACTERIZATION OF SMT ICS FOR HAN..

$34.00 $67.00

JEDEC JEP131C

JEDEC JEP131C

Potential Failure Mode and Effects Analysis (FMEA)..

$36.00 $72.00

JEDEC JESD22-A117D

JEDEC JESD22-A117D

ELECTRICALLY ERASABLE PROGRAMMABLE ROM (EEPROM) PROGRAM/ERASE ENDURANCE AND DATA RETENTION TEST..

$34.00 $67.00