• JEDEC JESD51-4

JEDEC JESD51-4

  • THERMAL TEST CHIP GUIDELINE (WIRE BOND TYPE CHIP)
  • standard by JEDEC Solid State Technology Association, 02/01/1997
  • Category: JEDEC

$56.00 $28.00

This guideline describes design requirements for wire bond type semiconductor chips to be used for thermal resistance listing of IC packages. This document provides specific guidelines for chip design but allows flexibility in the materials and layout requirements.
PDF

All of our standards document are available in PDF (Portable Document Format), an electronic, downloadable format.You will be able to download the file in your account downloads.

Multi-User Access

After purchasing, you have the ability to assign each license to a specific user.

Printable

At any time, you are permitted to make printed copies for your and your members' reference use.

JEDEC JESD75-3

JEDEC JESD75-3

BALL GRID ARRAY PINOUTS STANDARDIZED FOR 8-BIT LOGIC FUNCTIONS..

$24.00 $47.00

JEDEC JESD82-2

JEDEC JESD82-2

STANDARD FOR DESCRIPTION OF A 3.3 V, 18-BIT, LVTTL I/O REGISTER FOR PC133 REGISTERED DIMM APPLICATIO..

$28.00 $56.00

JEDEC JESD22-A109A

JEDEC JESD22-A109A

HERMETICITY..

$27.00 $54.00

JEDEC JESD73-1

JEDEC JESD73-1

STANDARD FOR DESCRIPTION OF 3.3 V NFET BUS SWITCH DEVICES..

$26.00 $51.00