• JEDEC JESD51-4

JEDEC JESD51-4

  • THERMAL TEST CHIP GUIDELINE (WIRE BOND TYPE CHIP)
  • standard by JEDEC Solid State Technology Association, 02/01/1997
  • Category: JEDEC

$56.00 $28.00

This guideline describes design requirements for wire bond type semiconductor chips to be used for thermal resistance listing of IC packages. This document provides specific guidelines for chip design but allows flexibility in the materials and layout requirements.
PDF

All of our standards document are available in PDF (Portable Document Format), an electronic, downloadable format.You will be able to download the file in your account downloads.

Multi-User Access

After purchasing, you have the ability to assign each license to a specific user.

Printable

At any time, you are permitted to make printed copies for your and your members' reference use.

JEDEC JEP84A

JEDEC JEP84A

RECOMMENDED PRACTICE FOR MEASUREMENT OF TRANSISTOR LEAD TEMPERATURE..

$24.00 $48.00

JEDEC JESD22-A106B

JEDEC JESD22-A106B

THERMAL SHOCK..

$26.00 $51.00

JEDEC JESD75-5

JEDEC JESD75-5

SON/QFN PACKAGE PINOUTS STANDARDIZED FOR 1-, 2-, AND 3-BIT LOGIC FUNCTIONS..

$27.00 $53.00

JEDEC JESD60A

JEDEC JESD60A

A PROCEDURE FOR MEASURING P-CHANNEL MOSFET HOT-CARRIER-INDUCED DEGRADATION AT MAXIMUM GATE CURRENT U..

$34.00 $67.00