• JEDEC JESD226

JEDEC JESD226

  • RF Biased Life (RFBL) Test Method
  • standard by JEDEC Solid State Technology Association, 01/01/2013
  • Category: JEDEC

$60.00 $30.00

This stress method is used to determine the effects of RF bias conditions and temperature on PowerAmplifier Modules (PAMs) over time. These conditions are intended to simulate the devices? operatingcondition in an accelerated way, and they are expected to be applied primarily for device qualification andreliability monitoring.
PDF

All of our standards document are available in PDF (Portable Document Format), an electronic, downloadable format.You will be able to download the file in your account downloads.

Multi-User Access

After purchasing, you have the ability to assign each license to a specific user.

Printable

At any time, you are permitted to make printed copies for your and your members' reference use.

JEDEC JESD8-3A

JEDEC JESD8-3A

ADDENDUM No. 3A to JESD8 - GUNNING TRANSCEIVER LOGIC (GTL) LOW-LEVEL, HIGH-SPEED INTERFACE STANDARD ..

$26.00 $51.00

JEDEC JESD82-10A

JEDEC JESD82-10A

DEFINITION OF THE SSTU32866 1.8 V CONFIGURABLE REGISTERED BUFFER WITH PARITY FOR DDR2 RDIMM APPLICAT..

$40.00 $80.00

JEDEC JESD82-9B

JEDEC JESD82-9B

DEFINITION OF SSTU32865 REGISTERED BUFFER WITH PARITY FOR 2R x 4 DDR2 RDIMM APPLICATIONS..

$34.00 $67.00

JEDEC J-STD-609

JEDEC J-STD-609

MARKING AND LABELING OF COMPONENTS, PCBs AND PCBAs TO IDENTIFY LEAD (Pb), Pb-FREE AND OTHER ATTRIBUT..

$30.00 $59.00