• JEDEC JESD2

JEDEC JESD2

  • DIGITAL BIPOLAR LOGIC PINOUTS FOR CHIP CARRIERS
  • standard by JEDEC Solid State Technology Association, 12/01/1982
  • Category: JEDEC

$53.00 $27.00

This standard provides a chip carrier format for digital devices by defining pin functions and locations for 20, 38, 44, 52, and 68-terminal devices.
PDF

All of our standards document are available in PDF (Portable Document Format), an electronic, downloadable format.You will be able to download the file in your account downloads.

Multi-User Access

After purchasing, you have the ability to assign each license to a specific user.

Printable

At any time, you are permitted to make printed copies for your and your members' reference use.

JEDEC JESD51-11

JEDEC JESD51-11

TEST BOARDS FOR THROUGH-HOLE AREA ARRAY LEADED PACKAGE THERMAL MEASUREMENT..

$30.00 $59.00

JEDEC JESD76-1

JEDEC JESD76-1

STANDARD DESCRIPTION OF 1.2 V CMOS LOGIC DEVICES (WIDE RANGE OPERATION)..

$24.00 $48.00

JEDEC JESD76-2

JEDEC JESD76-2

STANDARD DESCRIPTION OF 1.2 V CMOS LOGIC DEVICES (NORMAL RANGE OPERATION)..

$24.00 $48.00

JEDEC JESD72 (R2007)

JEDEC JESD72 (R2007)

TEST METHODS AND ACCEPTANCE PROCEDURES FOR THE EVALUATION OF POLYMERIC MATERIALS..

$34.00 $67.00