• JEDEC JESD 22-A108C

JEDEC JESD 22-A108C

  • TEMPERATURE, BIAS, AND OPERATING LIFE
  • standard by JEDEC Solid State Technology Association, 06/01/2005
  • Category: JEDEC

$54.00 $27.00

A revised method for determining the effects of bias conditions and temperature, over time, on solid state devices is now available. Revision B of A108 includes low temperature operating life (LTOL) and high temperature gate bias (HTGB) stress conditions, revised cool down requirements for high temperature stress, and a procedure to follow if parts are not tested within the allowed time window.
PDF

All of our standards document are available in PDF (Portable Document Format), an electronic, downloadable format.You will be able to download the file in your account downloads.

Multi-User Access

After purchasing, you have the ability to assign each license to a specific user.

Printable

At any time, you are permitted to make printed copies for your and your members' reference use.

JEDEC JESD 372 (R2009)

JEDEC JESD 372 (R2009)

THE MEASUREMENT OF SMALL-SIGNAL VHF-UHF TRANSISTOR ADMITTANCE PARAMETERS..

$27.00 $54.00

JEDEC EIA 397

JEDEC EIA 397

RECOMMENDED STANDARD FOR THYRISTORS..

$114.00 $228.00

JEDEC JESD398 (R2009)

JEDEC JESD398 (R2009)

MEASUREMENT OF SMALL VALUES OF TRANSISTOR CAPACITANCE..

$27.00 $54.00

JEDEC JESD25 (R2002)

JEDEC JESD25 (R2002)

MEASUREMENT OF SMALL-SIGNAL TRANSISTOR SCATTERING PARAMETERS..

$37.00 $74.00