• JEDEC JEP159

JEDEC JEP159

  • PROCEDURE FOR THE EVQLUQTION OF LOW-k/METAL INTER/INTRA-LEVEL DIELECTRIC INTEGRITY
  • standard by JEDEC Solid State Technology Association, 08/01/2010
  • Category: JEDEC

$62.00 $31.00

This document is intended for use in the semiconductor IC manufacturing industry and provides reliability characterization techniques for low-k inter/intra level dielectrics (ILD) for the evaluation and control of ILD processes. It describes procedures developed for estimating the general integrity of back-end-of-line (BEOL) ILD. Two basic test procedures are described, the Voltage-Ramp Dielectric Breakdown (VRDB) test, and the Constant Voltage Time-Dependent Dielectric Breakdown stress (CVS). Each test is designed for different reliability and process evaluation purposes. This document also describes robust techniques to detect breakdown and TDDB data analysis.
PDF

All of our standards document are available in PDF (Portable Document Format), an electronic, downloadable format.You will be able to download the file in your account downloads.

Multi-User Access

After purchasing, you have the ability to assign each license to a specific user.

Printable

At any time, you are permitted to make printed copies for your and your members' reference use.

JEDEC J-STD-020E

JEDEC J-STD-020E

JOINT IPC/JEDEC STANDARD FOR MOISTURE/REFLOW SENSITIVITY CLASSIFICATION FOR NONHERMETIC SOLID STATE ..

$38.00 $75.00

JEDEC JEP166A

JEDEC JEP166A

JC-42.6 MANUFACTURER IDENTIFICATION (ID) CODE FOR LOW POWER MEMORIES..

$27.00 $53.00

JEDEC JESD84-B51

JEDEC JESD84-B51

Embedded Multi-media card (e*MMC), Electrical Standard (5.1)..

$164.00 $327.00

JEDEC JS709B

JEDEC JS709B

Joint JEDEC/ECA Standard: Definition of "Low-Halogen" for Electronic Products..

$30.00 $59.00