• JEDEC JEP143C

JEDEC JEP143C

  • SOLID STATE RELIABILITY ASSESSMENT QUALIFICATION METHODOLOGIES
  • standard by JEDEC Solid State Technology Association, 07/01/2012
  • Category: JEDEC

$76.00 $38.00

The purpose of this publication is to provide an overview of some of the most commonly used systems and test methods historically performed by manufacturers to assess and qualify the reliability of solid state products. The appropriate references to existing and proposed JEDEC (or EIA) standards and publications are cited. This document is also intended to provide an educational background and overview of some of the technical and economic factors associated with assessing and qualifying microcircuit reliability.
PDF

All of our standards document are available in PDF (Portable Document Format), an electronic, downloadable format.You will be able to download the file in your account downloads.

Multi-User Access

After purchasing, you have the ability to assign each license to a specific user.

Printable

At any time, you are permitted to make printed copies for your and your members' reference use.

JEDEC JESD51-14

JEDEC JESD51-14

INTERFACE TEST METHOD FOR THE MEASUREMENT OF THE THERMAL RESISTANCE JUNCTION-TO-CASE OF SEMICONDUCTO..

$40.00 $80.00

JEDEC JESD51-32

JEDEC JESD51-32

THERMAL TEST BOARD STANDARDS TO ACCOMMODATE MULTI-CHIP PACKAGES..

$26.00 $51.00

JEDEC JESD 209-2D

JEDEC JESD 209-2D

LOW POWER DOUBLE DATA RATE 2 (LPDDR2)..

$153.00 $305.00

JEDEC JESD 82-29A

JEDEC JESD 82-29A

DEFINITION OF THE SSTE32882 REGISTERING CLOCK DRIVER WITH PARITY AND QUAD CHIP SELECTS FOR DDR3/DDR3..

$58.00 $116.00